The Warp Computer: Architecture, Implementation, and Performance
نویسندگان
چکیده
منابع مشابه
The Warp Computer: Architechture, Implementation, and Performance
The Warp machine is a systolic array computer of linearly connected cells, each of which is a programmable processor capable of performing 10 million floating-point operations per second (10 MFLOPS). A typical Warp array includes 10 cells, thus having a peak computation rate of 100 h4FLOPS. The Warp array can be extended to include more cells to accommodate applications capable of using the inc...
متن کاملthe relationship between learners critical thinking ability and their performance in the reading sections of the tofel and ielts test
the study reflected in this thesis aims at finding out relationships between critical thinking (ct), and the reading sections of tofel and ielts tests. the study tries to find any relationships between the ct ability of students and their performance on reading tests of tofel and academic ielts. however, no research has ever been conducted to investigate the relationship between ct and the read...
15 صفحه اولImproving Performance of the Qualitative Simulator QSim | Design and Implementation of a Specialized Computer Architecture
pages 494-501, Orlando, USA, 1995. Improving Performance of the Qualitative Simulator QSim | Design and Implementation of a Specialized Computer Architecture Marco Platzner Bernhard Rinner Graz University of Technology Graz University of Technology Institute for Technical Informatics Institute for Technical Informatics A-8010 Graz, Austria A-8010 Graz, Austria Abstract Qualitative simulation is...
متن کاملA Distributed Implementation of Warp
This report describes the implementation details of Warp 2.3, a distributed prototype of the Warp coherence mechanism over IP multicast.
متن کاملA Heterogeneous Computer Vision Architecture: Implementation Issues
-The prototype of a heterogeneous architecture is currently being built. The architecture is aimed at video-rate computing and is based on a message passing MIMD topology at the top level--transputer based--and on VLSI associative processor arrays (APA, SIMD structure) for low level image processing tasks. The APA structure is implemented through a set of 4 VLSI chips (GLITCH) containing 64 1-b...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computers
سال: 1987
ISSN: 0018-9340
DOI: 10.1109/tc.1987.5009502